

Fault-Tolerant Electronic Systems

There's no escaping it: sooner or later, all electronic systems fail. As a designer of embedded systems, how can you prepare for system failures? Is there a way to plan for the unforeseen glitches? George's article is a must-read for anyone with an electronic system in the pipeline.

Electronic systems, which are now more sophisticated than ever, provide us with functions and systems intelligence that was undreamed of only a few years ago. As users of these marvelous devices, we have become so reliant on their flawless operation that we can no longer imagine how we could have ever functioned without them. Unfortunately, all electronic systems fail at one time or another. The question is not if, but rather when and how they will fail. When the malfunction occurs, what will be its outcome? Will it be merely the loss of the function, which may be frustrating but usually acceptable, or will the malfunction have unpredictable, potentially catastrophic results? Will it be only a nuisance, like not being able to watch the latest DVD movie, or will you be faced with a critical, perhaps catastrophic, event, potentially causing a loss of property or even a loss of life?

A good example of the future focus on fault-tolerant embedded controllers may be the "X-by-wire" automobile that's expected to appear on the market by 2005. In the new automobile, many currently mechanical functions will be performed by electronics (e.g., steering and braking). Can you imagine having to do the infamous three-finger salute at 60 mph while the steering has decided to have a mind of its own?

Electronic systems failures can take several forms. The most desirable, of course, is fail-operational, where the system doesn't hiccup and continues working as if nothing has happened. Unfortunately, for some

applications, the cost of such a system may be prohibitive.

Fail-passive is the next best thing. Following a fail-passive failure, the system output assumes some predetermined desirable state, typically a power disconnect. Often, the system has a human in the loop, such as an aircraft pilot, and reverts to manual control or some benign state.

The third condition, fail-active, is highly undesirable. Although it can't be prevented with 100% certainty, it is usually allowed as a small probability, typically only 10^{-9} . In the fail-active condition, the actuators remain active but uncontrolled with unpredictable results.

The causes of failures can be broadly classified into two categories. The first contains failures attributable to weak design. The design may not be robust enough for the function or the operating environment. Software bugs or other design errors fall under the same category. The reasons for a weak design may be many, but the problem can be minimized through good engineering practice, which starts with properly defined and understood specification, and continues through design reviews and analyses such as fault tree analysis (FTA), failure modes and effects analysis (FMEA), reliability prediction, etc., which are performed concurrently with the design. Finally, thorough, exhaustive testing will validate the design.

Failures in the second category are unavoidable. Whether you like it or not, failures happen: a wire breaks, a component wears out, or a bolt of lightning strikes the equipment. You can't prevent them, but you can be prepared by designing the system architecture in such a way that the effects of a failure are predictable and not catastrophic. That's what this article is about. I'll show you the different ways of making your equipment fault-tolerant.

It is generally accepted that redundancy, along with proper design, is the cure for loss of functionality because of equipment faults. You must remember, however, that there may be conditions that cannot be foreseen or that no practical redundant design can handle. Typically, if the equipment is exposed to a high-intensity radiated field (HIRF) beyond




Figure 1a—The basic system is comprised of input devices, output devices, and a controller. Not all such systems require a feedback, but it gives you some security. **b**—Adding a BIT gives you a system capable of fail-passive operation.

normally expected levels, input signals in all the redundant channels can be obliterated simultaneously or a mechanical failure can sever several harnesses. The goal is to design equipment that can handle unforeseen conditions gracefully. In case of an HIRF, for example, your fail-operational controller might have to go into fail-passive mode, or hold the last position until the interference disappears. You should never consider a situation when your embedded controller goes out of control to be acceptable.

LET'S START SIMPLE

In a basic embedded control system, and it makes no difference whether it's a position control or a communications terminal, you have at least one input and one output device in addition to a processing unit, typically a microcontroller with peripherals such as memory, address decoding, and glue logic (see Figure 1a). The feedback is not always necessary, although it's a good idea because it provides the means for establishing that the process does what you want it to do. Don't assume it needs to be used only in closed-loop control systems. You may use the same principle just as well in a communications terminal. For instance, by looping the transmitted data back to the terminal, you can see if what you have put on the communications lines is in fact what you had intended.

You can improve this rudimentary design by including software built-in test (BIT) routines, having the microcontroller validate and type the input data, test the condition of the input and output devices, and validate the outputs. You can see this fundamental approach in every PC. By now it has become the

minimum acceptable standard for any embedded controller. Many of today's input and output devices are BIT-able, which means they provide a way for the processor to verify their health. Some have a separate line, while others define a healthy operating current range, and so on. The same can be said of some microelectronics with internal BIT and one pin dedicated to signaling its status.

The internal watchdog timer (WDT), which is pretty much standard in every microcontroller today, can, to some degree, keep an eye on the program execution. The usefulness of the internal WDT is questionable because it can be disabled by the software it is supposed to monitor, and because it resides on the same substrate with the microcontroller that it is supposed to watch. For a little extra money, I prefer using an external WDT. Many are available, and they also include circuits for monitoring a power supply.

If the program execution goes off the rail for some reason, the microcontroller will fail (hopefully) to reset the WDT, and, in turn, the WDT will attempt to reset the microcontroller and put it back on track. If the microcontroller detects through its BIT routines a problem with a peripheral device, you can have it attempt to shut down the system or go into some predetermined state. This is all very well as long as the microcontroller operates properly and the critical peripheral devices can be controlled. If not, the system can potentially go fail-active, which is the one situation you must try to avoid.

BUILT-IN TEST

The solution to the aforementioned predicament is adding BIT equipment

(BITE) that's external to the processor (see Figure 1b). The BITE independently monitors the performance of the process, including the microcontroller. The operative word here is "independently." Being independent makes the BITE capable of detecting faults within the microcontroller itself. In some situations, you may have to feed it the input signals as well, and, as is shown in Figure 1b, you will want the BITE to be able to independently shut down the outputs.

The BITE performs several functions. First, during power-up, it performs the power-up BIT (P-BIT), which verifies the memory integrity and exercises a number of functions that could not be exercised during normal operation (e.g., the WDT). Make sure you don't allow the P-BIT to overwrite stored data or cause the inadvertent movement of mechanical parts that could potentially injure someone.

The P-BIT is generally allowed to take a few seconds, but you may want to have two versions of it: a full P-BIT for cold boot and a short version for warm boot, when the several seconds of delay might not be acceptable after a manual command to re-enable.

The continuous BIT (C-BIT), which runs in the background during normal operation, is the monitor that validates data, checks for its plausibility, scans peripheral devices for integrity, and so on. If the C-BIT detects a problem, it can either initiate a fault-handler routine or activate the actuator disable (or channel control) switch. Some systems also provide initiated BITs (I-BIT), which are test routines that can be initiated manually during system maintenance to test the accuracy, control range, rigging, and so on.

FAULT PROPAGATION

Maintaining the physical independence of the processor and the BITE circuits is paramount. A common error is to use devices from a multiple-device package, such as a quad op-amp, in both the process and monitor circuits. This may save some money and PCB real estate, but it is an absolute no-no. You must also ensure that a fault cannot propagate between functional blocks.

Consider the circuit diagram in Figure 2. A fault within the sensor could cause its entire 28-VDC power to




Figure 2—Always make sure faults, whether external or internal, cannot propagate through the system and between channels.

be placed on the multiplexer (MUX) input and destroy it. Often, this can be prevented by placing a resistor, R , in series with the source to limit the maximum current, which, together with diodes $D1$ and $D2$, keeps the input voltage to the MUX within safe limits. Many devices have the protection diodes already incorporated on the substrate, although I prefer to use discrete devices.

When using a single input source for two channels it may be tempting to use just one resistor and connect the two MUX inputs in parallel. Don't try to save the few cents. Use two resistors, R and R' , as shown in Figure 2. Make sure that a fault within MUX A does not propagate to MUX B and vice versa.

Sometimes a resistor won't do the trick. Suppose a sample-and-hold circuit requiring fairly low source impedance follows the MUX and you have to use a buffer. It would be tempting to feed the buffer, usually an op-amp, from the existing ± 12 -V analog power. But what would happen if the buffer fails? It could feed the 12 V into the sample-and-hold circuit, which cannot sustain it, and thus cause the chain destruction of the entire channel.

Another problem could arise because of power sequencing. Not all the operating voltages come up at the same time. The situation is even worse in redundant systems that use several independent power supplies. This sequencing delay could prove catastrophic if you don't anticipate it.

It's no less important to ensure that the actuators always can be disabled. Totem pole, high-side switches are usually a good solution. It's absolutely crucial to analyze all of the possible faults and see how they will affect the rest of the system (FMEA) before the design is frozen.

How do you verify that the monitor operates properly? You can do so by having the processor test the BITE. You can inject signals out of range or otherwise disallowed to verify that the BIT picks them up. Some of this can be done only during the power-up sequence, after which it becomes a numbers game. In other words, having established that a certain feature works at power-up, such as WDT timeout, the probability of its failing during the projected operating time must

be negligible. The probability of its failing followed by another fault that would, consequently, go undetected, is extremely improbable. This brings me to the topics of BIT coverage, testability, and BIT effectiveness.

BIT EFFECTIVENESS

BIT effectiveness, or fault coverage, is expressed as a percentage of all the possible faults within the device that the BIT will detect. Mathematically, the formula is as follows:

$$FD = \frac{\lambda_d}{\lambda_t} \times 100$$

where

$$\lambda_d = \sum_{i=1}^K \lambda_i \text{ and } \lambda_t = \sum_{h=1}^L \lambda_h$$

FD is the fault detection coverage as a percentage. λ_h is the failure rate for any one fault in the system. λ_i is the failure rate for the " i -th" identified fault. λ_d is the sum total failure rate for all of the detected faults. λ_t is the sum total failure rate for all of the faults identified in the system. Finally, note that K is the number of detected failures, and L is the number of faults identified in the system.

The fundamentals of testability and fault coverage can be found in MIL-STD-2165A, which was replaced in 1995 with MIL-HDBK-2165A. [1] The original document is hard to find, but it appears that little was changed other than the name. The document states that 80% to 95% fault coverage is considered an acceptable result. It also states the obvious fact that 100% coverage is impossible to obtain.

The document is not easy to understand, so it does not surprise me that the fault coverage number has often been torn out of context, misunderstood, and has found its way into product specifications where it doesn't make much sense. The problem, for example, is that the best practically achievable fault coverage (95%) by itself is inadequate for any system where predictable performance under adverse conditions is important. It would mean that one out of 20 failures may go by undetected, and its effects would be unpredictable.

That's not acceptable under any circumstances. And when you consider highly integrated systems (e.g., a single custom

IC with a multitude of passive components in the I/O lines, such as EMI filters and transient protection), the fault coverage number would be much worse because those passives are, for the most part, untestable by the BIT.

Does it mean that you may have, say, 50% undetectable failures? That's what blindly following the book and doing the math tells you. Should you care? With the exception of some extremely specific military requirements that are not directly related to safety, you really shouldn't.

To guarantee safe performance, you don't need to detect that R135 is open circuit or that low-pass EMI filter F71 is no longer providing the required attenuation at 100 MHz because the ferrite bead inside it has disintegrated. Such a depth of fault isolation could make some sense for improving maintainability and field repair in the days of discrete components.

Today, field repair of SMT assemblies is not a good idea to start with. It's more time and cost efficient to replace the entire circuit board. You need the BIT to detect when the system is not behaving properly, isolate the fault to the replaceable unit level, and initiate a predetermined corrective action, such as an actuator shutdown.

You don't need to test each component, but you should look at the system as a whole. FMEA helps identify all faults and makes sure they are all detected, albeit the majority of them indirectly. The component faults can be detected by the behavior of their functional block and the probability of their occurrence determined by the reliability prediction. Fault tree analysis is used to show that the probability of an uncontrolled failure effect (i.e., the fail-active state) is less than allowed for a given system. Your specification will customarily state that there shall be no dormant (or undetected) failures, and that the probability of a disallowed condition after a single failure does not exceed (typically) 1×10^{-9} probability.

FAIL-PASSIVE SYSTEM

Take another look at Figure 1b. Make sure the output correctly reflects the input conditions. You should create

multiple execution paths within the software and follow other good design practices. (For more information on writing software, refer to my series titled "The Joys of Writing Software," *Circuit Cellar* 121-123.)

In many instances, it is possible to design and verify the software in such a way that, if the microcontroller is working correctly, the eventuality of an incorrect output is extremely improbable. This means that in some systems the job of the external BITE design could be reduced to merely establishing that the microcontroller is working properly. The microcontroller performs the remainder of the BIT function, including the external BITE verification.

This is the idea behind the external WDT. Unfortunately, a commercially available WDT can never guarantee that the microcontroller is running properly. It doesn't take much imagination to come up with a number of conditions that can forever toggle the single WDT line, while the rest of the

system is off track. All it takes is a single bit in a multimegabyte program corrupted by an external perturbation.

This problem can be solved in a number of ways. My favorite solution is for the microcontroller program to generate, within a predetermined time slot, a sequence of 4-bit tokens, which are fed into a modified WDT. In a well thought out concept, the probability of a microcontroller failure corrupting the output, while allowing the tokens to arrive on time and within the proper sequence, becomes infinitesimal.


Although many input devices are BIT-able or can be sufficiently verified merely by their data plausibility (e.g., being within a certain range or occurring in combination with others), others need to be generated by dual-redundant devices not only to verify validity, but also to guarantee that a valid input is available at all times. Devices such as dual LVDTs for displacement measurements and dual temperature or pressure sensors are commonly used in situations where

accurate knowledge of the value is critical for the system's performance. Therefore, the first step in a system design must be a hazard analysis to determine the criticality of individual functions and their necessary redundancy requirements.

When processing analog inputs and outputs, such as in a closed-loop position system, verifying only microcontroller performance may not be sufficient to guarantee the required safety. Should this happen, the monitor also needs to acquire raw analog signals, as shown in Figure 1b, and process them internally. Often, this can be accomplished using the BITE FPGA plus ADCs, DACs, and table look-ups. Most often, the BIT needs to verify the output to be within a certain window only. Such single-channel, self-monitoring architecture, with the BITE capable of shutting it down when a fault is detected, can be used in a fail-passive system. It will also serve as a building block for fail-operational systems with little change.



Reserve your
Circuit Cellar
year 2003 CD
only \$19.00!
Complete archive
includes issues
#150 - #161
and code files.
Will be shipped
in late January.




GSPx 2004

The Premiere Embedded Signal Processing Event

CALL FOR PAPERS

The International Signal Processing Conference at GSPx 2004
SEPTEMBER 27-30, 2004 SANTA CLARA, CA

Submit your 500-word abstract online, at <http://www.GSPx.com>, no later than March 15, 2004.
Abstracts will be reviewed as they are received.

APPLICATIONS		TECHNOLOGIES	
Aerospace	Modeling/Simulation	Algorithms	Power Electronics
Automotive	Multimedia	Analog Circuit Design	Parallel Processing
Biomedical Apps.	Navigation/Positioning	Architectures	Programmable DSPs
Biometrics	Networking	ASIC	Radar/Sonar
Broadband	Robotics	Audio Processing	RF Systems
Communications	Security	Code Generation	RTOS
Consumer Electronics	Set-Top Boxes	Design/IP	Sensor Networks
Controls	Software Defined Radio	Digital ICs	SoC/IP Design
Cryptography	Streaming Media	EDA Tools	Software Tools
Digital Radio	Telematics	Embedded HW Design	Solid State Systems
Factory Automation	Test and Verification	Embedded S/W Design	Space-Time Coding
Geophysical Apps.	Thin Clients	FPGA/CPLD Design	Speech Processing
Homeland Security	Transportation	HW-SW Partitioning	Ultra Wide Band
Industrial Apps	Wired Comm.	Image Processing	Video Processing
Military Apps	Wireless Comm.	Mixed-Signal Design	Wi-Fi
Mobile/Handheld	VoIP	Operating Systems	

TECHNICAL REVIEW COMMITTEE		GSPx ADVISORY BOARD	
Dr. Ahmad Bahai	Stanford University National Semiconductor	Dr. Ahmad Bahai	Stanford University National Semiconductor
Dr. Aldo Cometti	STMicroelectronics	Jeff Bier	Berkeley Design Tech., Inc.
Dr. Bruce Musicus	Musicus Consulting	Dr. Chris Dick	Xilinx, Inc.
Dr. Panos Papamichalis	Southern Methodist University	Dr. John Edwards	Motorola, Inc.
Dr. John Rayfield	Semiconductor IP Consultant	Gene Frantz	Texas Instruments, Inc.
Dr. Douglas Ridge	Altera Corp.	Ken Karnofsky	The Mathworks, Inc.
Dr. Heinz-Josef Schlebusch	Synopsys	Gerald McGuire	Analog Devices, Inc.
Dr. Winthrop Smith	Raytheon Company	Prof. Alan V. Oppenheim	MIT
Dr. Vishu Viswanathan	Texas Instruments	Zvika Rozenshein	Motorola, Inc.
		Dr. Peter Simkens	DSP Valley
		Dr. Winthrop Smith	Raytheon Company
		Will Strauss	Forward Concepts Co.

Questions? Contact Global Technology Conferences at (617)243-9777 or info@gspx.com




Figure 3—This is a dual-redundant system. A disagreement between the processing and monitoring channels results in the disabling of the actuator.

An obvious question arises: Why not build two identical, simplex, microcontroller-based channels and simply compare their outputs, as is depicted in Figure 3, instead of bothering with designing an FPGA BITE? In this dual-redundant architecture, one channel would provide the control, and the other would be the monitor. The channels exchange data, and if they both agree, the system remains operational. If they differ, the system goes passive.

This is, in fact, another common way of building fail-passive systems. However, to avoid common mode errors that could be caused by design, an internal bug in the microcontroller, a software bug, or an external condition, it is often required that you at least use dissimilar software in the two channels. It's preferable to use dissimilar hardware as well.

The cost of the development and certification of what amounts to two different controllers, usually requiring level A software (per DO-178B), is prohibitive when compared to the architecture in Figure 1b. It's easier and less costly to create and, more importantly, validate a monitor fully implemented in hardware, even with the requirement to follow DO-254. [2] Well-designed hardware can be fully testable, but software rarely is. A hardware monitor may allow you to reduce the software criticality, and the self-monitoring channel can be a useful building block for redundant, fail-operational systems at little extra development cost.

Another alternative, given here merely for completeness, is to have the dual-redundant channels fully created in analog circuitry (see Figure 3). This is an obsolete concept that provides no benefit of flexibility in today's environment.

FAIL-OPERATIONAL SYSTEMS

By employing a pair of self-monitoring controllers, you can create a fail-

operational system that dual-redundancy by itself cannot. (Two channels let you determine that they do not agree, but you cannot tell which one is wrong.) You only need to slightly modify the monitors (that's also why using an FPGA is a good choice) to perform arbitration and switching between the channels. A usual alternative is to make one channel dominant and the other submissive at power-up. The dominant channel controls the process, and, while relying on its own

BIT for monitoring, it also exchanges status with the submissive channel that is running in parallel. A problem detected within the dominant channel causes its shutdown and control is taken over by the submissive channel, which becomes dominant.

The microcontrollers exchange data via a serial interface. CAN bus is quite popular and reliable. But, this data exchange is noncritical; it's merely a performance enhancement. The dominant-submissive switch-over

Fighting against your PCB-Design Software?

Here's something that will spare your time and your budget!

Boards designed under EAGLE are found in patient monitoring equipment, chip cards, electric razors, hearing aids, automobiles and industrial controllers. They are as small as a thumbnail or as large as a PC motherboard. They are developed in one-man businesses or in large industrial companies. EAGLE is being used in many of the top companies. The crucial reason for selecting EAGLE is not usually the very favorable price, but rather the ease of use. On top of that comes the outstanding level of support, which at CadSoft is always free of charge, and is available without restriction to every customer. These are the real cost killers!



New Version
EAGLE 4.1

Schematic Capture • Board Layout
Autorouter


for Windows®

and Linux

Windows is a registered trademark of Microsoft Corporation. Linux is a registered trademark of Linus Torvalds.

Version 4.1 Highlights

- ▶ Powerful library management: e.g. move devices between libraries, base library for packages, generate package variants from other libraries.
- ▶ Dynamic ratsnest during routing process.
- ▶ Copy function in schematic.
- ▶ Rotate components in 0.1-degree steps.
- ▶ Blind & buried vias and pads with off-center drill.
- ▶ User-defined background color.
- ▶ Miter function for (rounded) tracks.
- ▶ Smash for groups.
- ▶ Measure distances between arbitrary points.
- ▶ Choose alternative raster on-the-fly with Alt-key.



EAGLE 4.1 Light is Freeware!

You can use EAGLE Light for testing and for non-commercial applications without charge. The Freeware Version is restricted to boards up to half Eurocard format, with a maximum of two signal layers and one schematic sheet. All other features correspond to those of the Professional Version. Download it from our Internet Site or order our free CD.

If you decide in favor of the Commercial Light Version, you also get the reference manual and a license for commercial applications. The Standard Version is suitable for boards in Eurocard format with up to 4 signal layers (max. 99 schematic sheets). The Professional Version has no such limitations.

<http://www.CadSoftUSA.com>

800-858-8355

CadSoft Computer, Inc., 801 S. Federal Highway, Delray Beach, FL 33483
Hotline (561) 274-8355, Fax (561) 274-8218, E-Mail: info@cadsoftusa.com

Prices	Light	Standard	Professional
Layout		199\$	399\$
Layout + Schematic		398\$	798\$
Layout + Autorouter		398\$	798\$
Layout + Schematic + Autorouter	49\$	597\$	1197\$

Key: 1st, 2nd, 3rd, 4th, 5th, 6th, 7th, 8th, 9th, 10th, 11th, 12th, 13th, 14th, 15th, 16th, 17th, 18th, 19th, 20th, 21st, 22nd, 23rd, 24th, 25th, 26th, 27th, 28th, 29th, 30th, 31st, 32nd, 33rd, 34th, 35th, 36th, 37th, 38th, 39th, 40th, 41st, 42nd, 43rd, 44th, 45th, 46th, 47th, 48th, 49th, 50th, 51st, 52nd, 53rd, 54th, 55th, 56th, 57th, 58th, 59th, 60th, 61st, 62nd, 63rd, 64th, 65th, 66th, 67th, 68th, 69th, 70th, 71st, 72nd, 73rd, 74th, 75th, 76th, 77th, 78th, 79th, 80th, 81st, 82nd, 83rd, 84th, 85th, 86th, 87th, 88th, 89th, 90th, 91st, 92nd, 93rd, 94th, 95th, 96th, 97th, 98th, 99th, 100th, 101st, 102nd, 103rd, 104th, 105th, 106th, 107th, 108th, 109th, 110th, 111th, 112th, 113th, 114th, 115th, 116th, 117th, 118th, 119th, 120th, 121st, 122nd, 123rd, 124th, 125th, 126th, 127th, 128th, 129th, 130th, 131st, 132nd, 133rd, 134th, 135th, 136th, 137th, 138th, 139th, 140th, 141st, 142nd, 143rd, 144th, 145th, 146th, 147th, 148th, 149th, 150th, 151st, 152nd, 153rd, 154th, 155th, 156th, 157th, 158th, 159th, 160th, 161st, 162nd, 163rd, 164th, 165th, 166th, 167th, 168th, 169th, 170th, 171st, 172nd, 173rd, 174th, 175th, 176th, 177th, 178th, 179th, 180th, 181st, 182nd, 183rd, 184th, 185th, 186th, 187th, 188th, 189th, 190th, 191st, 192nd, 193rd, 194th, 195th, 196th, 197th, 198th, 199th, 200th, 201st, 202nd, 203rd, 204th, 205th, 206th, 207th, 208th, 209th, 210th, 211st, 212nd, 213th, 214th, 215th, 216th, 217th, 218th, 219th, 220th, 221st, 222nd, 223rd, 224th, 225th, 226th, 227th, 228th, 229th, 230th, 231st, 232nd, 233rd, 234th, 235th, 236th, 237th, 238th, 239th, 240th, 241st, 242nd, 243rd, 244th, 245th, 246th, 247th, 248th, 249th, 250th, 251st, 252nd, 253rd, 254th, 255th, 256th, 257th, 258th, 259th, 260th, 261st, 262nd, 263rd, 264th, 265th, 266th, 267th, 268th, 269th, 270th, 271st, 272nd, 273rd, 274th, 275th, 276th, 277th, 278th, 279th, 280th, 281st, 282nd, 283rd, 284th, 285th, 286th, 287th, 288th, 289th, 290th, 291st, 292nd, 293rd, 294th, 295th, 296th, 297th, 298th, 299th, 300th, 301st, 302nd, 303rd, 304th, 305th, 306th, 307th, 308th, 309th, 310th, 311st, 312nd, 313th, 314th, 315th, 316th, 317th, 318th, 319th, 320th, 321st, 322nd, 323rd, 324th, 325th, 326th, 327th, 328th, 329th, 330th, 331st, 332nd, 333rd, 334th, 335th, 336th, 337th, 338th, 339th, 340th, 341st, 342nd, 343rd, 344th, 345th, 346th, 347th, 348th, 349th, 350th, 351st, 352nd, 353rd, 354th, 355th, 356th, 357th, 358th, 359th, 360th, 361st, 362nd, 363rd, 364th, 365th, 366th, 367th, 368th, 369th, 370th, 371st, 372nd, 373rd, 374th, 375th, 376th, 377th, 378th, 379th, 380th, 381st, 382nd, 383rd, 384th, 385th, 386th, 387th, 388th, 389th, 390th, 391st, 392nd, 393rd, 394th, 395th, 396th, 397th, 398th, 399th, 400th, 401st, 402nd, 403rd, 404th, 405th, 406th, 407th, 408th, 409th, 410th, 411st, 412nd, 413th, 414th, 415th, 416th, 417th, 418th, 419th, 420th, 421st, 422nd, 423rd, 424th, 425th, 426th, 427th, 428th, 429th, 430th, 431st, 432nd, 433rd, 434th, 435th, 436th, 437th, 438th, 439th, 440th, 441st, 442nd, 443rd, 444th, 445th, 446th, 447th, 448th, 449th, 450th, 451st, 452nd, 453rd, 454th, 455th, 456th, 457th, 458th, 459th, 460th, 461st, 462nd, 463rd, 464th, 465th, 466th, 467th, 468th, 469th, 470th, 471st, 472nd, 473rd, 474th, 475th, 476th, 477th, 478th, 479th, 480th, 481st, 482nd, 483rd, 484th, 485th, 486th, 487th, 488th, 489th, 490th, 491st, 492nd, 493rd, 494th, 495th, 496th, 497th, 498th, 499th, 500th, 501st, 502nd, 503rd, 504th, 505th, 506th, 507th, 508th, 509th, 510th, 511st, 512nd, 513th, 514th, 515th, 516th, 517th, 518th, 519th, 520th, 521st, 522nd, 523rd, 524th, 525th, 526th, 527th, 528th, 529th, 530th, 531st, 532nd, 533rd, 534th, 535th, 536th, 537th, 538th, 539th, 540th, 541st, 542nd, 543rd, 544th, 545th, 546th, 547th, 548th, 549th, 550th, 551st, 552nd, 553rd, 554th, 555th, 556th, 557th, 558th, 559th, 560th, 561st, 562nd, 563rd, 564th, 565th, 566th, 567th, 568th, 569th, 570th, 571st, 572nd, 573rd, 574th, 575th, 576th, 577th, 578th, 579th, 580th, 581st, 582nd, 583rd, 584th, 585th, 586th, 587th, 588th, 589th, 590th, 591st, 592nd, 593rd, 594th, 595th, 596th, 597th, 598th, 599th, 600th, 601st, 602nd, 603rd, 604th, 605th, 606th, 607th, 608th, 609th, 610th, 611st, 612nd, 613th, 614th, 615th, 616th, 617th, 618th, 619th, 620th, 621st, 622nd, 623rd, 624th, 625th, 626th, 627th, 628th, 629th, 630th, 631st, 632nd, 633rd, 634th, 635th, 636th, 637th, 638th, 639th, 640th, 641st, 642nd, 643rd, 644th, 645th, 646th, 647th, 648th, 649th, 650th, 651st, 652nd, 653rd, 654th, 655th, 656th, 657th, 658th, 659th, 660th, 661st, 662nd, 663rd, 664th, 665th, 666th, 667th, 668th, 669th, 670th, 671st, 672nd, 673rd, 674th, 675th, 676th, 677th, 678th, 679th, 680th, 681st, 682nd, 683rd, 684th, 685th, 686th, 687th, 688th, 689th, 690th, 691st, 692nd, 693rd, 694th, 695th, 696th, 697th, 698th, 699th, 700th, 701st, 702nd, 703rd, 704th, 705th, 706th, 707th, 708th, 709th, 710th, 711st, 712nd, 713th, 714th, 715th, 716th, 717th, 718th, 719th, 720th, 721st, 722nd, 723rd, 724th, 725th, 726th, 727th, 728th, 729th, 730th, 731st, 732nd, 733rd, 734th, 735th, 736th, 737th, 738th, 739th, 740th, 741st, 742nd, 743rd, 744th, 745th, 746th, 747th, 748th, 749th, 750th, 751st, 752nd, 753rd, 754th, 755th, 756th, 757th, 758th, 759th, 760th, 761st, 762nd, 763rd, 764th, 765th, 766th, 767th, 768th, 769th, 770th, 771st, 772nd, 773rd, 774th, 775th, 776th, 777th, 778th, 779th, 780th, 781st, 782nd, 783rd, 784th, 785th, 786th, 787th, 788th, 789th, 790th, 791st, 792nd, 793rd, 794th, 795th, 796th, 797th, 798th, 799th, 800th, 801st, 802nd, 803rd, 804th, 805th, 806th, 807th, 808th, 809th, 810th, 811st, 812nd, 813th, 814th, 815th, 816th, 817th, 818th, 819th, 820th, 821st, 822nd, 823rd, 824th, 825th, 826th, 827th, 828th, 829th, 830th, 831st, 832nd, 833rd, 834th, 835th, 836th, 837th, 838th, 839th, 840th, 841st, 842nd, 843rd, 844th, 845th, 846th, 847th, 848th, 849th, 850th, 851st, 852nd, 853rd, 854th, 855th, 856th, 857th, 858th, 859th, 860th, 861st, 862nd, 863rd, 864th, 865th, 866th, 867th, 868th, 869th, 870th, 871st, 872nd, 873rd, 874th, 875th, 876th, 877th, 878th, 879th, 880th, 881st, 882nd, 883rd, 884th, 885th, 886th, 887th, 888th, 889th, 890th, 891st, 892nd, 893rd, 894th, 895th, 896th, 897th, 898th, 899th, 900th, 901st, 902nd, 903rd, 904th, 905th, 906th, 907th, 908th, 909th, 910th, 911st, 912nd, 913th, 914th, 915th, 916th, 917th, 918th, 919th, 920th, 921st, 922nd, 923rd, 924th, 925th, 926th, 927th, 928th, 929th, 930th, 931st, 932nd, 933rd, 934th, 935th, 936th, 937th, 938th, 939th, 940th, 941st, 942nd, 943rd, 944th, 945th, 946th, 947th, 948th, 949th, 950th, 951st, 952nd, 953rd, 954th, 955th, 956th, 957th, 958th, 959th, 960th, 961st, 962nd, 963rd, 964th, 965th, 966th, 967th, 968th, 969th, 970th, 971st, 972nd, 973rd, 974th, 975th, 976th, 977th, 978th, 979th, 980th, 981st, 982nd, 983rd, 984th, 985th, 986th, 987th, 988th, 989th, 990th, 991st, 992nd, 993rd, 994th, 995th, 996th, 997th, 998th, 999th, 1000th, 1001st, 1002nd, 1003rd, 1004th, 1005th, 1006th, 1007th, 1008th, 1009th, 1010th, 1011st, 1012nd, 1013th, 1014th, 1015th, 1016th, 1017th, 1018th, 1019th, 1020th, 1021st, 1022nd, 1023rd, 1024th, 1025th, 1026th, 1027th, 1028th, 1029th, 1030th, 1031st, 1032nd, 1033rd, 1034th, 1035th, 1036th, 1037th, 1038th, 1039th, 1040th, 1041st, 1042nd, 1043rd, 1044th, 1045th, 1046th, 1047th, 1048th, 1049th, 1050th, 1051st, 1052nd, 1053rd, 1054th, 1055th, 1056th, 1057th, 1058th, 1059th, 1060th, 1061st, 1062nd, 1063rd, 1064th, 1065th, 1066th, 1067th, 1068th, 1069th, 1070th, 1071st, 1072nd, 1073rd, 1074th, 1075th, 1076th, 1077th, 1078th, 1079th, 1080th, 1081st, 1082nd, 1083rd, 1084th, 1085th, 1086th, 1087th, 1088th, 1089th, 1090th, 1091st, 1092nd, 1093rd, 1094th, 1095th, 1096th, 1097th, 1098th, 1099th, 1100th, 1101st, 1102nd, 1103rd, 1104th, 1105th, 1106th, 1107th, 1108th, 1109th, 1110th, 1111st, 1112nd, 1113th, 1114th, 1115th, 1116th, 1117th, 1118th, 1119th, 1120th, 1121st, 1122nd, 1123rd, 1124th, 1125th, 1126th, 1127th, 1128th, 1129th, 1130th, 1131st, 1132nd, 1133rd, 1134th, 1135th, 1136th, 1137th, 1138th, 1139th, 1140th, 1141st, 1142nd, 1143rd, 1144th, 1145th, 1146th, 1147th, 1148th, 1149th, 1150th, 1151st, 1152nd, 1153rd, 1154th, 1155th, 1156th, 1157th, 1158th, 1159th, 1160th, 1161st, 1162nd, 1163rd, 1164th, 1165th, 1166th, 1167th, 1168th, 1169th, 1170th, 1171st, 1172nd, 1173rd, 1174th, 1175th, 1176th, 1177th, 1178th, 1179th, 1180th, 1181st, 1182nd, 1183rd, 1184th, 1185th, 1186th, 1187th, 1188th, 1189th, 1190th, 1191st, 1192nd, 1193rd, 1194th, 1195th, 1196th, 1197th, 1198th, 1199th, 1200th, 1201st, 1202nd, 1203rd, 1204th, 1205th, 1206th, 1207th, 1208th, 1209th, 1210th, 1211st, 1212nd, 1213th, 1214th, 1215th, 1216th, 1217th, 1218th, 1219th, 1220th, 1221st, 1222nd, 1223rd, 1224th, 1225th, 1226th, 1227th, 1228th, 1229th, 1230th, 1231st, 1232nd, 1233rd, 1234th, 1235th, 1236th, 1237th, 1238th, 1239th, 1240th, 1241st, 1242nd, 1243rd, 1244th, 1245th, 1246th, 1247th, 1248th, 1249th, 1250th, 1251st, 1252nd, 1253rd, 1254th, 1255th, 1256th, 1257th, 1258th, 1259th, 1260th, 1261st, 1262nd, 1263rd, 1264th, 1265th, 1266th, 1267th, 1268th, 1269th, 1270th, 1271st, 1272nd, 1273rd, 1274th, 1275th, 1276th, 1277th, 1278th, 1279th, 1280th, 1281st, 1282nd, 1283rd, 1284th, 1285th, 1286th, 1287th, 1288th, 1289th, 1290th, 1291st, 1292nd, 1293rd, 1294th, 1295th, 1296th, 1297th, 1298th, 1299th, 1300th, 1301st, 1302nd, 1303rd, 1304th, 1305th, 1306th, 1307th, 1308th, 1309th, 1310th, 1311st, 1312nd, 1313th, 1314th, 1315th, 1316th, 1317th, 1318th, 1319th, 1320th, 1321st, 1322nd, 1323rd, 1324th, 1325th, 1326th, 1327th, 1328th, 1329th, 1330th, 1331st, 1332nd, 1333rd, 1334th, 1335th, 1336th, 1337th, 1338th, 1339th, 1340th, 1341st, 1342nd, 1343rd, 1344th, 1345th, 1346th, 1347th, 1348th, 1349th, 1350th, 1351st, 1352nd, 1353rd, 1354th, 1355th, 1356th, 1357th, 1358th, 1359th, 1360th, 1361st, 1362nd, 1363rd, 1364th, 1365th, 1366th, 1367th, 1368th, 1369th, 1370th, 1371st, 1372nd, 1373rd, 1374th, 1375th, 1376th, 1377th, 1378th, 1379th, 1380th, 1381st, 1382nd, 1383rd, 1384th, 1385th, 1386th, 1387th, 1388th, 1389th, 1390th, 1391st, 1392nd, 1393rd, 1394th, 1395th, 1396th, 1397th, 1398th, 1399th, 1400th, 1401st, 1402nd, 1403rd, 1404th, 1405th, 1406th, 1407th, 1408th, 1409th, 1410th, 1411st, 1412nd, 1413th, 1414th, 1415th, 1416th, 1417th, 1418th, 1419th, 1420th, 1421st, 1422nd, 1423rd, 1424th, 1425th, 1426th, 1427th, 1428th, 1429th, 1430th, 1431st, 1432nd, 1433rd, 1434th, 1435th, 1436th, 1437th, 1438th, 1439th, 1440th, 1441st, 1442nd, 1443rd, 1444th, 1445th, 1446th, 1447th, 1448th, 1449th, 1450th, 1451st, 1452nd, 1453rd, 1454th, 1455th, 1456th, 1457th, 1458th, 1459th, 1460th, 1461st, 1462nd, 1463rd, 1464th, 1465th, 1466th, 1467th, 1468th, 1469th, 1470th, 1471st, 1472nd, 1473rd, 1474th, 1475th, 1476th, 1477th, 1478th, 1479th, 1480th, 1481st, 1482nd, 1483rd, 1484th, 1485th, 1486th, 1487th, 1488th, 1489th, 1490th, 1491st, 1492nd, 1493rd, 1494th, 1495th, 1496th, 1497th, 1498th, 1499th, 1500th, 1501st, 1502nd, 1503rd, 1504th, 1505th, 1506th, 1507th, 1508th, 1509th, 1510th, 1511st, 1512nd, 1513th, 1514th, 1515th, 1516th, 1517th, 1518th, 1519th, 1520th, 1521st, 1522nd, 1523rd, 1524th, 1525th, 1526th, 1527th, 1528th, 1529th, 1530th, 1531st, 1532nd, 1533rd, 1534th, 1535th, 1536th, 1537th, 1538th, 1539th, 1540th, 1541st, 1542nd, 1543rd, 1544th, 1545th, 1546th, 1547th, 1548th, 1549th, 1550th, 1551st, 1552nd,

interface between the monitors/arbitrators is accomplished by a hard connection. For obvious reasons, microcontroller communications would be suspect at this point. Besides, each channel must be fully operational with the other channel dead. To filter out noise, the switch-over time is usually in milliseconds, which most mechanical systems don't even notice.

There are numerous ways to arrange the operation of the channels. One typical method is to have both channels actively control with their outputs summed up. This can be done in many ways. For example, when the actuator is a current-driven torque motor (electrohydraulic servo valve, or EHSV), its two coils may be used in parallel, each fed by one channel. In case one of the channels shuts down, you can either enter into a reduced authority mode by driving the torque motor at only 50% or raise the gain of the remaining operational channel to deliver 100%. Your choice depends on the




Figure 4—This triple-redundant system uses three independent computers with majority vote.

system characteristics and the result of the hazard analysis.


Another method is to have the second channel in a standby or powered-down mode and to activate it only when it's needed to take over control. This way, the spare channel does not accumulate any run-time. But, in some systems, it may take an unacceptably long time for it to come up and take over. Consequently, it is not seen too often in safety-critical systems.

When considering fail-operational architecture, don't forget the mechanical aspects of the electronic controller (i.e., the packaging design). You must look at it as if the controller has the characteristics of a dew worm: if you cut it in half, each half continues to live on its own. There must be no fault propagation from one channel to the other; communications between them must be nonessential, and absolutely no components may be shared. Normally, a metal partition inside the cabinet ensures that a fire, for instance, in one channel cannot propagate to the next. Each channel has its own harnesses and connectors. Some dual-channel aircraft systems reside in two separate cabinets, each located in a different part of the aircraft to prevent a mechanical event from wiping out the entire system.

TRIPLE REDUNDANCY

To further increase the reliability and availability of fail-operational systems, triple and even higher redundancy is used, as shown in Figure 4.

x86 Embedded Processor Module & Single-Board-Computer



Mity-SOC-1

386 Embedded system module
1 RS-232, 1 RS-232/485, 16 GPIO
IDE, FDD, RTC, Parallel, Watchdog
2MB RAM, 2.66" X 1.77" (Optional 4MB)
\$65.00 ea.
Single unit



Mity-Mite

386 Embedded system module
1 RS-232, 1 RS-232/485, 16 GPIO,
Ethernet, IDE, RTC, Watchdog, K/B
4MB RAM, 3.14" X 1.96"
\$100.00 ea.
Single unit




Vortex86-6082

Vortex86 Embedded system module
1 RS-232, 1 RS-232/485, Parallel, USB
Ethernet, IDE, VGA, K/B, Mouse, RTC,
Watchdog, 128MB RAM, 3.94" X 2.60"
\$262.00 ea.
Single unit




Vortex86-6071

PC/104 Vortex86 Embedded SBC
3 RS-232, 1 RS-232/485, Parallel, USB, IDE
Audio, Ethernet, CRT/LCD, RTC, Watchdog
K/B, Mouse, 128MB RAM, 3.77" X 3.54"
\$308.00 ea.
Single unit




ICOP-6027VE

3.5" 386 Embedded SBC
CRT/LCD, 1 RS-232, 1 RS-232/485, K/B
Parallel, DiskOnChip, IDE, FDD, RTC,
Watchdog, 4MB RAM, 4.01" X 5.67"
\$222.00 ea.
Single unit




ICOP-6050

PC/104 386 Embedded SBC
1 RS-232, 1 RS-232/485, 1 parallel, K/B
DiskOnChip, IDE, FDD, RTC, Watchdog
4MB RAM, 3.77" X 3.54"
\$142.00 ea.
Single unit



Vortex86-6075

Vortex86 Embedded SBC
1 RS-232, Parallel, 3 USB Ethernet, IDE,
VGA, K/B, Mouse, RTC, Video-in, TV-out
Audio, Watchdog, 128MB RAM, 4.37" X 5.24"
\$266.00 ea.
Single unit



Vortex86-6047

3.5" Vortex86 Embedded SBC
3 RS-232, 1 RS-232/485, Parallel, USB, IDE
Audio, Ethernet, CRT/LCD, RTC, Watchdog
K/B, Mouse, 128MB RAM, 4.01" X 5.67"
\$326.00 ea.
Single unit

Supported OS & Development Environment

DOS

Using C/C++, DOS application can be developed to run on all of our processor modules. DSocket, a TCP/IP library for DOS, is provided to develop application with Internet connectivity. Sample implementation for BOOTP/DHCP, FTP, SMTP, HTTP, TELNET & TALK are available for download from our Web site. www.dmp.com.tw/dsocket

Embedded Linux

Linux application can run on all of our processor modules. We provide X-Linux, an embedded Linux kernel based on the current popular distribution. X-Linux is a head-less kernel approx. 3MB in size. It includes Linux Kernel 2.4.18, SysLinux Loader, BusyBox Shell, FTP4ALL, udhcp Client, W/N HTTP, glibc & Web based administration.

Windows CE .NET

Vortex86 BSP for Windows CE .NET has been certified by Microsoft Windows CE .NET BSP certification program. Windows CE .NET applications can be developed using Embedded Visual C++ Visual Basic .NET & Visual Studio .NET with Compact .NET Framework library. Please check our Web site for Windows CE .NET SDK information.

ICOP
Intelligent control on processor

ICOP Technology Inc.

Tel: (626) 444-6666 Email: info@icoptech.com

URL: www.icoptech.com



ICOP is a Gold-Level Partner of Microsoft Windows Embedded Partner program. Gold WEP has been created by Microsoft to identify companies with demonstrated expertise to support Windows Embedded Technologies.

Contact us for custom design & OEM/ODM services.

Product and service names mentioned herein are the trademarks of their respective owners. Not responsible for error. Prices are subject to change, without prior notice.




Figure 5—The dual-channel system uses a self-monitoring pair to achieve fail-operational configuration.

There are many aspects to consider. You can use ordinary, simplex channels, as in Figure 1a, or self-monitoring channels, as shown in Figure 1b. For instance, in making the decision, you will have to consider the allowable tracking tolerances. If the outputs of the three channels must track perfectly, you will have to use three channels with identical hardware and software, and you'll probably end up synchronizing them. But that introduces the higher probability of a common mode fault within the system. I cannot think of a position control where such perfect tracking would be required and the accompanying danger of common mode faults preferable to having dissimilar hardware and software. I would also feel more comfortable with the self-monitoring arrangement, especially when the cost of the FPGA monitor is negligible compared to the entire system and its criticality.

The idea is that the triple and more redundant systems control on the basis of a majority vote. Voting is accomplished in an external module; but, the processing units often exchange input and status data for "pre-voting" as well. This internal data exchange, if not properly designed, can lead to an unwanted effect, when no two outputs are the same. This is called a Byzantine Generals' Problem. When designing the data exchange and voting scheme, this probability must be considered. It can be avoided, for example, by using the MVS algorithm, which selects the output that is between the other two. The external voting module can be implemented electronically, or it can be mechanical or hydraulic. This depends on the specifics of the system.

We have considered what happens

when the system experiences a single fault. Most fail-passive systems accept a 10^{-9} probability of a critical failure (i.e., the fail-active state) caused by a single fault. This represents one failure in more than 100,000 years. The probability of a dual failure is exponentially less. In real life, however, the impossible does happen. As British Prime Minister Disraeli once said, "there are lies, damned lies, and statistics." One time I experienced an "impossible" event that had a 10^{-9} probability of happening within the first minute of operation of the first production unit. Although extremely embarrassing, the subsequent design review showed no design flaw. The event hasn't repeated itself for almost 15 years.

What if you have a critical system and the statistically impossible is not impossible enough? The approach is essentially the same as for the single fault: you just increase redundancy. There are, for instance, triple-redundant flight computers in which each of the three computers is triple redundant itself, using three different processors from three different manufacturers to avoid common mode failures.

EXPECT THE UNEXPECTED

In summary, let's review the different architectures, keeping in mind that there are many combinations of those basic principles. Starting with the plain vanilla simplex controller like the one in Figure 1a, you must recognize that it is unsuitable for any system where safety and reliability may be of concern. The first failure puts it out of commission and the repercussions are anybody's guess.

A fail-passive system, composed of a self-monitoring controller, as shown in Figure 1b, or a dual-redundant configuration as in Figure 3, will satisfy many requirements. After the first failure, it will shut down or assume some other predetermined state with a probability of usually less than 10^{-9} of going fail-active. After the system deactivates, a second failure should not be a concern.

A dual self-monitoring system like the one in Figure 5 will continue to operate after the first failure; it goes

fail-passive after the second failure.

Triple-redundant (and higher) systems will potentially remain fail-operational until the last channel, which will be fail-passive.

Finally, when designing an embedded controller, it is extremely important to consider failures that can affect all of the channels at once. A good example is a signal corruption, which can be the result of a lightning strike, HIRF, mechanical failure, etc. Such faults differ from simple component failures in that they can and usually do affect the processing channels simultaneously. Therefore, it is important to understand how the system will behave under such circumstances and make sure that it does not become fail-active. Ensuring RF immunity and full functionality at 200 V/m is one thing you can do. But, what happens if the system is irradiated by a burst of 400 V/m? Or what if the shielding gets disconnected? You must always consider the unexpected and make sure the results are predictable. ☐

George Novacek has 30 years of experience in circuit design and embedded controllers. He is currently the general manager of Hispano-Suiza Canada, a division of the Snecma Group, the world's leader in manufacturing propulsion and landing gear systems. You may reach him at gno-vacek@nexicom.net.

REFERENCES

- [1] U.S. Department of Defense, "Testability Program for Systems and Equipments," MIL-HDBK-2165, 1995.
- [2] RTCA, Inc., "Design Assurance Guidance For Airborne Electronic Hardware," DO-254, 2000.

RESOURCES

G. Novacek, "A Sure Thing: Guaranteeing 99.99999% Reliability," *Circuit Cellar* 129.

———, "Designing for Reliability, Maintainability, and Safety," *Circuit Cellar* 125 and 126.